Sponsored Content
Operating Systems HP-UX how can i know this processor quad or dual core ? Post 302433789 by maxim42 on Wednesday 30th of June 2010 01:46:47 PM
Old 06-30-2010
how can i know this processor quad or dual core ?

hi every body
i want to know if i have server with hp-ux os if i did "machinfo" i will see no of cpu = for example 16
how can i know this is dual or quad core .


thanks
 

8 More Discussions You Might Find Interesting

1. UNIX for Advanced & Expert Users

Problem with dual processor system

Firstly, here are the main system specs: 2x Pentium III 800MHz MSI 694D Pro 4x 256MB PC133 SDRAM 420WATT Vantec PSU In a nut shell, the systems reboots for no apparent reason while starting/installing up any OS when both processors are installed. I've ran memtest86 for several hours, no... (1 Reply)
Discussion started by: meeps
1 Replies

2. Linux

linux for dual core processor

hi all I bought a new MSI motherboard and intel dual core processor . i have currently installed fedora core 3 for which audio is not detected . can u tell me which version of fedora core will support as i have tried with fedora core 6 which gets installed but gives a error while... (0 Replies)
Discussion started by: nageshrk
0 Replies

3. UNIX for Dummies Questions & Answers

difference between Dual-core & Core-to-duo

Can anybody tell What is the exact difference between a Dual-core processor and a Core-to-duo processor ?Advance thanks to all my friends. (1 Reply)
Discussion started by: Ajith kumar.G
1 Replies

4. Red Hat

finding no of core in processor

Hi, what is command to find out no of core per procssor? Regards, Manoj (4 Replies)
Discussion started by: manoj.solaris
4 Replies

5. AIX

Processor and processor core

Guys... Hows it going??? I have been going through the hardware spec of IBM system p systems.. and here i am confused for IBM Power 520 Express it says Processor cores: One, two or four 64-bit 4.2 GHz POWER6 with AltiVec™ SIMD and Hardware Decimal Floating-Point acceleration ... (1 Reply)
Discussion started by: balaji_prk
1 Replies

6. Programming

C POSIX: Analyze a Boggle board using 100% CPU on a quad core.

I have written the worlds most advanced lexicon data structure in order to score a Boggle Board using a parallel algorithm. I ran into a problem. Using mutexes and condition variables did not allow me to use 100% of the CPU resources on my quad core Q9450. I wonder if the problem is that the... (8 Replies)
Discussion started by: HeavyJ
8 Replies

7. Linux Benchmarks

AMD Phenom(tm) 9950 Quad-Core Processor, Ram: 3.6 GB, Foxconn 7da-s and Linux 2.6.26-2-amd64

CPU/Speed: AMD Phenom(tm) 9950 Quad-Core Processor Ram: 3.6 GB Motherboard: Foxconn 7da-s Bus: Cache: Controller: Disk: Load: Kernel: Linux 2.6.26-2-amd64 Kernel ELF?: pgms: ============================================================== BYTE UNIX Benchmarks (Version... (0 Replies)
Discussion started by: migracho
0 Replies

8. Red Hat

How to Check Memory if Single/Dual/Quad Rank

What command in redhat linux to know your memory if it is single, dual or quad rank. Anyone? (2 Replies)
Discussion started by: Mujakol
2 Replies
SMP(4)							   BSD Kernel Interfaces Manual 						    SMP(4)

NAME
SMP -- description of the FreeBSD Symmetric Multi-Processor kernel SYNOPSIS
options SMP DESCRIPTION
The SMP kernel implements symmetric multi-processor support. COMPATIBILITY
Support for multi-processor systems is present for all Tier-1 architectures on FreeBSD. Currently, this includes amd64, i386 and sparc64. Support is enabled using options SMP. It is permissible to use the SMP kernel configuration on non-SMP equipped motherboards. I386 NOTES For i386 systems, the SMP kernel supports motherboards that follow the Intel MP specification, version 1.4. In addition to options SMP, i386 also requires device apic. The mptable(1) command may be used to view the status of multi-processor support. The number of CPUs detected by the system is available in the read-only sysctl variable hw.ncpu. FreeBSD allows specific CPUs on a multi-processor system to be disabled. This can be done using the hint.lapic.X.disabled tunable, where X is the APIC ID of a CPU. Setting this tunable to 1 will result in the corresponding CPU being disabled. The sched_ule(4) scheduler implements CPU topology detection and adjusts the scheduling algorithms to make better use of modern multi-core CPUs. The sysctl variable kern.sched.topology_spec reflects the detected CPU hardware in a parsable XML format. The top level XML tag is <groups>, which encloses one or more <group> tags containing data about individual CPU groups. A CPU group contains CPUs that are detected to be "close" together, usually by being cores in a single multi-core processor. Attributes available in a <group> tag are "level", corre- sponding to the nesting level of the CPU group and "cache-level", corresponding to the level of CPU caches shared by the CPUs in the group. The <group> tag contains the <cpu> and <flags> tags. The <cpu> tag describes CPUs in the group. Its attributes are "count", corresponding to the number of CPUs in the group and "mask", corresponding to the integer binary mask in which each bit position set to 1 signifies a CPU belonging to the group. The contents (CDATA) of the <cpu> tag is the comma-delimited list of CPU indexes (derived from the "mask" attribute). The <flags> tag contains special tags (if any) describing the relation of the CPUs in the group. The possible flags are cur- rently "HTT" and "SMT", corresponding to the various implementations of hardware multithreading. An example topology_spec output for a sys- tem consisting of two quad-core processors is: <groups> <group level="1" cache-level="0"> <cpu count="8" mask="0xff">0, 1, 2, 3, 4, 5, 6, 7</cpu> <flags></flags> <children> <group level="2" cache-level="0"> <cpu count="4" mask="0xf">0, 1, 2, 3</cpu> <flags></flags> </group> <group level="2" cache-level="0"> <cpu count="4" mask="0xf0">4, 5, 6, 7</cpu> <flags></flags> </group> </children> </group> </groups> This information is used internally by the kernel to schedule related tasks on CPUs that are closely grouped together. FreeBSD supports hyperthreading on Intel CPU's on the i386 and AMD64 platforms. Because using logical CPUs can cause performance penalties under certain loads, the logical CPUs can be disabled by setting the machdep.hyperthreading_allowed tunable to zero. SEE ALSO
cpuset(1), mptable(1), sched_4bsd(4), sched_ule(4), loader(8), sysctl(8), condvar(9), msleep(9), mtx_pool(9), mutex(9), rwlock(9), sema(9), sx(9) HISTORY
The SMP kernel's early history is not (properly) recorded. It was developed in a separate CVS branch until April 26, 1997, at which point it was merged into 3.0-current. By this date 3.0-current had already been merged with Lite2 kernel code. FreeBSD 5.0 introduced support for a host of new synchronization primitives, and a move towards fine-grained kernel locking rather than reliance on a Giant kernel lock. The SMPng Project relied heavily on the support of BSDi, who provided reference source code from the fine- grained SMP implementation found in BSD/OS. FreeBSD 5.0 also introduced support for SMP on the sparc64 architecture. AUTHORS
Steve Passe <fsmp@FreeBSD.org> BSD
May 7, 2008 BSD
All times are GMT -4. The time now is 03:09 PM.
Unix & Linux Forums Content Copyright 1993-2022. All Rights Reserved.
Privacy Policy