Sponsored Content
Operating Systems AIX Power6 vs. Power7 hardware performance Post 302643243 by zxmaus on Friday 18th of May 2012 09:35:02 PM
Old 05-18-2012
hmmm

having more than 300 lpars - about 130 migrated from p6 to p7 I cannot see where p7 is even remotely slower than p6? - So I go with Bakunin's opinion. There are plenty of other reasons than cpu clockspeed that could cause your performance degregation.
In my experience, oracle performs much better on p7 (benefiting from the again out-of-order processing) and for sybase it's about the same if you stick with one virtual per engine.
Anyways to be able to help you I would suggest that you simply post some data from your system under load - like
Code:
vmstat -Iwt 2 10, vmstat -s, vmstat -v, iostat -Dl 2 10

and alikes ?
It would help as well if you could tell us anything about the amount of virtualization, if AIXTHREAD_SCOPE is set to S, which OS version and TL / ML you are running and similar things.
If your app really performs a lot better on p6 than on p7 in a different version, than I would probably see if there are issues with the code of your application connecting to the DB. When we were upgrading from sybase 12.5.4 to 15, we had lots of performance degregation because the entire behaviour of the DB was changing and our developers did not bother to amend the stored procedures to the new DB version.
What we are seeing as well when migrating to p7 is a lot more locking in our DBs, which makes the DB appear to be slower though it isn't. It just seems to be because the queries have not yet been cleaned up.
Last but not least - how did the data come onto your new box. If it has been replicated via tools like rman or repserver or goldengate - or even if it simply has been sftp'ed in multiple streams into the new filesystems - than you might just badly suffer under fragmentation within the filesystems - what would be very easy to diagnose via fileplace commands.

Regards
zxmaus
 

9 More Discussions You Might Find Interesting

1. AIX

Oracle 10G best practices on Power6 AIX5.3

Can anyone point me to any best practices for partitioning, resource prerequisites, and implementation of Oracle 10G release 2 with RAC on 2 power6 550's running AIX5.3 as a cluster? (1 Reply)
Discussion started by: JodyTek
1 Replies

2. AIX

POWER6 VIO Failover

Hello, Can someone point to me document or the method to make failover for VIO Servers ? I have one VIO_Server1 which has 4 AIX LPARS - From the VIO_SERVER1 I have assigned virtual SCSI DISK to the four LPARS - For Ethernet I have used LHEA So, if my VIO Server1 crashes all the LPARS... (17 Replies)
Discussion started by: filosophizer
17 Replies

3. UNIX for Dummies Questions & Answers

Processor performance question [hardware]

A few of our machines need upgrading and we are looking into a selection of processors at present. There are suggestions on the vendor's websites that the L3 cache was specifically introduced for gamers. Is this true? Does having L1, L2 and/or L3 cache help at all in performance or are the... (0 Replies)
Discussion started by: figaro
0 Replies

4. Programming

Top v3.7 and v3.8beta1 will not compile on Power7/AIX6.1 server.

Please help! We are upgrading our server to a new Power7/AIX6.1 from Power5/AIX5.3. I have some programs that rely on output of the TOP command to do various things, however, I keep getting an error when I try to re-compile TOP on my new server (see below). I have tried TOP 3.7 (current... (1 Reply)
Discussion started by: troym72
1 Replies

5. AIX

IBM POWER7 595

Does anybody know when POWER7 595 is going to be announced??? I was looking for in IBM's web page but could not find (1 Reply)
Discussion started by: Vit0_Corleone
1 Replies

6. AIX

Migration DB2 V8 databases to Power7 server

hi Guys, I just wondering if someone has gone through this process before. We are about to migrate all our current LPARS from a Power6 server to a new Power7 server. The only concern we have is that we are runing a few DB2 V8 databases on AIX 5.3 and basically DB2 v8 is been out of support for... (2 Replies)
Discussion started by: arizah
2 Replies

7. AIX

Server Power7 p750 support CentOS or not ?

Hi All, I would like to install CentOS 5.5 linux on Power7 server (P750). it support or not?? I found information from IBM websites as detail below, but not sure for CentOS. IBM Power 750 support linux >>Red Hat Enterprise Linux 5.5, SUSE Linux Enterprise Server 10 SP3,... (2 Replies)
Discussion started by: arm_naja
2 Replies

8. AIX

How to get power6 power FRU?

how to get power6 power FRU? the power5 can get by this command: lscfg -vp | grep -p 'AC PS' | grep FRU however, the power6 machine cannot get any info for that command. thanks (1 Reply)
Discussion started by: rainbow_bean
1 Replies

9. AIX

Hard drive compatibility for POWER6 p520

Hi, I have recently inherited an old p520 from work running AIX 6.1, based on the POWER6 CPU. I'm planning to play around with it and use it to learn the system, so this is a purely personal project. The machine is not under a support contract any more. I am looking to replace one of the disks... (11 Replies)
Discussion started by: topcat
11 Replies
cpc_npic(3CPC)					    CPU Performance Counters Library Functions					    cpc_npic(3CPC)

NAME
cpc_npic, cpc_caps, cpc_cciname, cpc_cpuref, cpc_walk_events_all, cpc_walk_events_pic, cpc_walk_attrs - determine CPU performance counter configuration SYNOPSIS
cc [ flag... ] file... -lcpc [ library... ] #include <libcpc.h> const char *cpc_cciname(cpc_t *cpc); const char *cpc_cpuref(cpc_t *cpc); uint_t cpc_npic(cpc_t *cpc); uint_t cpc_caps(cpc_t *cpc); void cpc_walk_events_all(cpc_t *cpc, void *arg, void (*action)(void *arg, const char *event)); void cpc_walk_events_pic(cpc_t *cpc, uint_t picno, void *arg, void (*action)(void *arg, uint_t picno, const char *event)); void cpc_walk_attrs(cpc_t *cpc, void *arg, void (*action)(void *arg, const char *attr)); DESCRIPTION
The cpc_cciname() function returns a printable description of the processor performance counter interfaces, for example, the string Ultra- SPARC III+ & IV. This name should not be assumed to be the same as the name the manufacturer might otherwise ascribe to the processor. It simply names the performance counter interfaces as understood by the system, and thus names the set of performance counter events that can be described by that interface. The cpc_cpuref() function returns a string that describes a reference work that should be consulted to (allow a human to) understand the semantics of the performance counter events that are known to the system. The string returned might be substantially longer than 80 charac- ters. Callers printing to a terminal might want to insert line breaks as appropriate. The cpc_npic() function returns the number of performance counters accessible on the processor. The cpc_caps() function returns a bitmap containing the bitwise inclusive-OR of zero or more flags that describe the capabilities of the processor. If CPC_CAP_OVERFLOW_INTERRUPT is present, the processor can generate an interrupt when a hardware performance counter overflows. If CPC_CAP_OVERFLOW_PRECISE is present, the processor can determine precisely which counter overflowed, thereby affecting the behavior of the overflow notification mechanism described in cpc_bind_curlwp(3CPC). The system maintains a list of performance counter events supported by the underlying processor. Some processors are able to count all events on all hardware counters, while other processors restrict certain events to be counted only on specific hardware counters. The sys- tem also maintains a list of processor-specific attributes that can be used for advanced configuration of the performance counter hardware. These functions allow applications to determine what events and attributes are supported by the underlying processor. The reference work pointed to by cpc_cpuref() should be consulted to understand the reasons for and use of the attributes. The cpc_walk_events_all() function calls the action function on each element of a global event list. The action function is called with each event supported by the processor, regardless of which counter is capable of counting it. The action function is called only once for each event, even if that event can be counted on more than one counter. The cpc_walk_events_pic() function calls the action function with each event supported by the counter indicated by the picno argument, where picno ranges from 0 to the value returned by cpc_npic(). The system maintains a list of attributes that can be used to enable advanced features of the performance counters on the underlying pro- cessor. The cpc_walk_attrs() function calls the action function for each supported attribute name. See the reference material as returned by cpc_cpuref(3CPC) for the semantics use of attributes. RETURN VALUES
The cpc_cciname() function always returns a printable description of the processor performance counter interfaces. The cpc_cpuref() function always returns a string that describes a reference work. The cpc_npic() function always returns the number of performance counters accessible on the processor. The cpc_caps() function always returns a bitmap containing the bitwise inclusive-OR of zero or more flags that describe the capabilities of the processor. If the user-defined function specified by action is not called, the cpc_walk_events_all(), cpc_walk_events_pic(), and cpc_walk_attrs() functions set errno to indicate the error. ERRORS
The cpc_walk_events_all(), cpc_walk_events_pic(), and cpc_walk_attrs() functions will fail if: ENOMEM There is not enough memory available. ATTRIBUTES
See attributes(5) for descriptions of the following attributes: +-----------------------------+-----------------------------+ | ATTRIBUTE TYPE | ATTRIBUTE VALUE | +-----------------------------+-----------------------------+ |Interface Stability |Evolving | +-----------------------------+-----------------------------+ |MT-Level |Safe | +-----------------------------+-----------------------------+ SEE ALSO
cpc_bind_curlwp(3CPC), libcpc(3LIB), attributes(5) SunOS 5.10 30 Jan 2004 cpc_npic(3CPC)
All times are GMT -4. The time now is 10:18 PM.
Unix & Linux Forums Content Copyright 1993-2022. All Rights Reserved.
Privacy Policy