06-27-2010
Do you mean Model Specific Register?
10 More Discussions You Might Find Interesting
1. Filesystems, Disks and Memory
I'm a freshman here and I have a simple question.
Does unix use interrupts which is like Dos? Are they the same?
Thx.:cool: (6 Replies)
Discussion started by: Frank_M
6 Replies
2. UNIX for Dummies Questions & Answers
hey i have been facing a problem,can you tell me if we can catch ctrl d in unix i have tried and sucessfully catched and disabled ctrl-c and ctrl -z but am not sure if we can do the same for CTRL-D, so got any clue mail on he forum or ...i mean c programming in Unix thats what i am working on (1 Reply)
Discussion started by: toughguy2handle
1 Replies
3. UNIX for Dummies Questions & Answers
Well, I don't know where exactly to ask this doubt so I'm asking in the newbie section. I was reading about traps and interrupts when I thought of traps as something that cease the control of the OS from the user and interrupts that cease the control yet provide support for multitasking. Am I right... (3 Replies)
Discussion started by: Legend986
3 Replies
4. Shell Programming and Scripting
Hi All,
Just wanted to know if there is any way by which users can be notified about the failures in disks on Red Hat linux systems.
Thanks for all the help!!
nua7 (4 Replies)
Discussion started by: nua7
4 Replies
5. UNIX for Dummies Questions & Answers
Hi all,
I am new here ,i want to know about interrupts in detail.What r
Interrupts .how they r handeled.
Thanx in adavnce. (1 Reply)
Discussion started by: vishwasrao
1 Replies
6. UNIX for Advanced & Expert Users
Hello, I'm searching for a proper way to let the kernel space ISR(implemented in a kernel module) wake up a user space thread on a hardware interrupt.
Except for sending a real-time signal, is it possible to use a semaphore?
I've searched it on google, but it seems impossible to share a... (0 Replies)
Discussion started by: aaronwong
0 Replies
7. Programming
Can a user space application be asynchronously affected of its normal execution course by an interrupt?
How does the driver know which user space process to interrupt?
What are the functions in user space and kernel drivers that achieve this? (1 Reply)
Discussion started by: dragonpoint
1 Replies
8. Programming
What is the simplest function I can use to signal an interrupt from kernel module to user space. I knw the usr app pid in my module.
Also can someone explain the parameters in kill_fasync and send_sig (0 Replies)
Discussion started by: dragonpoint
0 Replies
9. Shell Programming and Scripting
Hi,
I use third-party softwares but like to get notified when screenshots, if any, are taken.
Any hints on how to achieve it?
Thanks,
Riku
Linux 3.19.0-56-generic #62~14.04.1-Ubuntu SMP Fri Mar 11 11:03:15 UTC 2016 x86_64 x86_64 x86_64 GNU/Linux
Ubuntu 14.04.3 LTS (3 Replies)
Discussion started by: rikuito
3 Replies
10. UNIX for Beginners Questions & Answers
Recently, I setup a dual boot on this PC. I can currently jump from Ubuntu 12.04 and 16.04. What I would like to be able to do is access the home directory of my 16.04 OS from within the 12.04, is that possible? I can mount the partition of the hard drive where 16.04 lives from within 12.04 but it... (4 Replies)
Discussion started by: Circuits
4 Replies
LEARN ABOUT CENTOS
libpfm_intel_wsm
LIBPFM(3) Linux Programmer's Manual LIBPFM(3)
NAME
libpfm_intel_wsm - support for Intel Westmere core PMU
SYNOPSIS
#include <perfmon/pfmlib.h>
PMU name: wsm
PMU desc: Intel Westmere
PMU name: wsm_dp
PMU desc: Intel Westmere DP
DESCRIPTION
The library supports the Intel Westmere core PMU. It should be noted that this PMU model only covers the each core's PMU and not the socket
level PMU. It is provided separately. Support is provided for the Intel Core i7 and Core i5 processors (models 37, 44).
MODIFIERS
The following modifiers are supported on Intel Westmere processors:
u Measure at user level which includes privilege levels 1, 2, 3. This corresponds to PFM_PLM3. This is a boolean modifier.
k Measure at kernel level which includes privilege level 0. This corresponds to PFM_PLM0. This is a boolean modifier.
i Invert the meaning of the event. The counter will now count cycles in which the event is not occurring. This is a boolean modifier
e Enable edge detection, i.e., count only when there is a state transition from no occurrence of the event to at least one occurrence.
This modifier must be combined with a counter mask modifier (m) with a value greater or equal to one. This is a boolean modifier.
c Set the counter mask value. The mask acts as a threshold. The counter will count the number of cycles in which the number of occur-
rences of the event is greater or equal to the threshold. This is an integer modifier with values in the range [0:255].
t Measure on both threads at the same time assuming hyper-threading is enabled. This is a boolean modifier.
ldlat Pass a latency threshold to the MEM_INST_RETIRED:LATENCY_ABOVE_THRESHOLD event. This is an integer attribute that must be in the
range [3:65535]. It is required for this event. Note that the event must be used with precise sampling (PEBS).
OFFCORE_RESPONSE events
The library is able to encode the OFFCORE_RESPONSE_0 and OFFCORE_RESPONSE_1 events. Those are special events because they, each, need a
second MSR (0x1a6 and 0x1a7 respectively) to be programmed for the event to count properly. Thus two values are necessary for each event.
The first value can be programmed on any of the generic counters. The second value goes into the dedicated MSR (0x1a6 or 0x1a7).
The OFFCORE_RESPONSE events are exposed as normal events with several umasks which are divided in two groups: request and response. The
user must provide at least one umask from each group. For instance, OFFCORE_RESPONSE_0:ANY_DATA:LOCAL_DRAM.
When using pfm_get_event_encoding(), two 64-bit values are returned. The first value corresponds to what needs to be programmed into any of
the generic counters. The second value must be programmed into the corresponding dedicated MSR (0x1a6 or 0x1a7).
When using an OS-specific encoding routine, the way the event is encoded is OS specific. Refer to the corresponding man page for more
information.
AUTHORS
Stephane Eranian <eranian@gmail.com>
September, 2009 LIBPFM(3)