Sponsored Content
Full Discussion: Makefile error in UNIX
Top Forums Shell Programming and Scripting Makefile error in UNIX Post 302410804 by Poonamol on Wednesday 7th of April 2010 12:56:44 AM
Old 04-07-2010
Question Makefile error in UNIX

Hi,

I had created makefile to compile and create .exe file.
but while executing makefile i am receiving following error
I can create obj and lib files but not able to create executeable file due to following error.
0711-317 Error: undefined symbol: .fn_error(......)
0711-345 use the -bloadmap or -bnoquiet option to obtain more information.
make :...... Error 8
What is mean by Error 8 for make file?
Could you please help me to get out of it and create proper executable of my code.

Thanks in advance.
 

10 More Discussions You Might Find Interesting

1. UNIX for Dummies Questions & Answers

makefile error

Hi, i have am make file problem too. It is driving me mad! My make file is: Code: program : main.o a.o b.o cc -o program main.o a.o b.o main.o : main.c cc -c main.c a.o : a.c cc -c a.c b.o : b.c cc -c b.c When I run it i just get the following error... (2 Replies)
Discussion started by: cb.mark
2 Replies

2. Programming

Error in MakeFile

Hi, I am trying to make 2 programs using a makefile.. 1. gcc aaa.c -o aaa -lrt 2. gcc bbb.c -o bbb -lrt The makefile for the same has been done as follows.... Show Recent Messages (F3) CC=gcc CFLAGS=-g all: aaa bbb aaa: aaa.o $(CC) $(CFLAGS) -o $@ aaa.o (2 Replies)
Discussion started by: jacques83
2 Replies

3. UNIX for Dummies Questions & Answers

Proc Makefile error

Hi When i am compile the makefile i am getting this error. make: Fatal error in reader: Makefile, line 25: Extra `:', `::', or `:=' on dependency line Following Content is the makefile. HDR_INSTALL = CommonDb.h rpts.h rptslogfmts.h CCFLAGS+= -g -v BINDIR = $(INSTALLROOT)/bin... (0 Replies)
Discussion started by: nagasundaramn
0 Replies

4. UNIX for Advanced & Expert Users

got error while compling project using Makefile

helo when i compling my project from the commandline using Make file make all i got the following error make all /usr/bin/gcc -DNDEBUG -O0 -finline-functions -fmerge-constants -fmove-all-movables -fno-omit-frame-pointer -I../../lsapi -c -o lsapitest.o lsapitest.c g++ lsapitest.o... (2 Replies)
Discussion started by: amitpansuria
2 Replies

5. Shell Programming and Scripting

error in MakeFile.Solaris

Hi, I am getting the follwing error while i was running the shell script to make the build. make: Fatal error in reader: Makefile.Solaris_2.6, line 157: Unexpected end of line seen . May i knwo what does this mean.The line 157 has the last file that is supposed to be copied from the... (2 Replies)
Discussion started by: palurugururaja
2 Replies

6. UNIX for Dummies Questions & Answers

error while running a makefile

any good website to know about makefiles (3 Replies)
Discussion started by: raviravula
3 Replies

7. UNIX for Advanced & Expert Users

Makefile problem - How to run module load in a Makefile

Hi, I'm trying to run the module load command in a Makefile and i'm getting the following error: make: module: command not found Why is this? Is there any way to run this command in a Makefile? NOTE: command - module load msjava/sunjdk/1.5.0 works fine outside of the Makefile (2 Replies)
Discussion started by: hernandinho
2 Replies

8. Shell Programming and Scripting

Help for makefile creation in Unix

Hello, I had created a makefile for my simple C application. I am able to create object and library file through makefile sucessfully. I had written a code snippet for executable file also, but somehow its not working. Here is the code for executable in makefile: $(BIN)/EXT: $(OBJ)/EXT.o... (0 Replies)
Discussion started by: Poonamol
0 Replies

9. Homework & Coursework Questions

Help with Simple Multi-Level Makefile (Extremely New at Makefile)

Use and complete the template provided. The entire template must be completed. If you don't, your post may be deleted! 1. The problem statement, all variables and given/known data: Basically, the prompt is make a makefile with various sub makefiles in their respective subdirectories. All code... (1 Reply)
Discussion started by: Tatl
1 Replies

10. Programming

Makefile syntax error

I have the following piece and getting make ----------------------------------- getvel ./getvel_main.cpp ./getvel_main.cpp: 1: ./getvel_main.cpp: //: Permission denied ./getvel_main.cpp: 2: ./getvel_main.cpp: //: Permission denied ./getvel_main.cpp: 3: ./getvel_main.cpp: //:... (2 Replies)
Discussion started by: kristinu
2 Replies
gccmakedep(1)						      General Commands Manual						     gccmakedep(1)

NAME
gccmakedep - create dependencies in makefiles using 'gcc -M' SYNOPSIS
gccmakedep [ -sseparator ] [ -fmakefile ] [ -a ] [ -- options -- ] sourcefile ... DESCRIPTION
The gccmakedep program calls 'gcc -M' to output makefile rules describing the dependencies of each sourcefile, so that make(1) knows which object files must be recompiled when a dependency has changed. By default, gccmakedep places its output in the file named makefile if it exists, otherwise Makefile. An alternate makefile may be speci- fied with the -f option. It first searches the makefile for a line beginning with # DO NOT DELETE or one provided with the -s option, as a delimiter for the dependency output. If it finds it, it will delete everything following this up to the end of the makefile and put the output after this line. If it doesn't find it, the program will append the string to the makefile and place the output after that. EXAMPLE
Normally, gccmakedep will be used in a makefile target so that typing 'make depend' will bring the dependencies up to date for the make- file. For example, SRCS = file1.c file2.c ... CFLAGS = -O -DHACK -I../foobar -xyz depend: gccmakedep -- $(CFLAGS) -- $(SRCS) OPTIONS
The program will ignore any option that it does not understand, so you may use the same arguments that you would for gcc(1), including -D and -U options to define and undefine symbols and -I to set the include path. -a Append the dependencies to the file instead of replacing existing dependencies. -fmakefile Filename. This allows you to specify an alternate makefile in which gccmakedep can place its output. Specifying "-" as the file name (that is, -f-) sends the output to standard output instead of modifying an existing file. -sstring Starting string delimiter. This option permits you to specify a different string for gccmakedep to look for in the makefile. The default is "# DO NOT DELETE". -- options -- If gccmakedep encounters a double hyphen (--) in the argument list, then any unrecognized arguments following it will be silently ignored. A second double hyphen terminates this special treatment. In this way, gccmakedep can be made to safely ignore esoteric compiler arguments that might normally be found in a CFLAGS make macro (see the EXAMPLE section above). -D, -I, and -U options appearing between the pair of double hyphens are still processed normally. SEE ALSO
gcc(1), make(1), makedepend(1). AUTHOR
gccmakedep was written by the XFree86 Project based on code supplied by Hongjiu Lu. Colin Watson wrote this manual page, originally for the Debian Project, based partly on the manual page for makedepend(1). XFree86 Version 4.7.0 gccmakedep(1)
All times are GMT -4. The time now is 05:43 PM.
Unix & Linux Forums Content Copyright 1993-2022. All Rights Reserved.
Privacy Policy