05-20-2008
It can run both 32 and 64 bit software.
But there is no 32 bit version of Intel(R) Xeon(R) CPU E5345 (did that make sense in any way?).
And yes, that means you can install Linux in full 64 bit mode on that machine.
10 More Discussions You Might Find Interesting
1. UNIX for Dummies Questions & Answers
Does anyone know how to install a second Ethernet adapter on a Sun Sparc 10? (2 Replies)
Discussion started by: jskillet
2 Replies
2. HP-UX
I've been asked by my copmpany to scour the web for a computer on which we can run HP-UX 11.i --- Is there a certain architecture type that I need or will any Compaq HP computer be fine for running HP-UX 11.i ??
Thanks!! (3 Replies)
Discussion started by: jalburger
3 Replies
3. Programming
Hello !
I have a friend , in one day he tell me this : some guy made a cool program in C , for some sort or hardware control . I say : wow !
Maybe someone , can give me an example , how can C control hardware so good ( as I hear ) , and maybe some cool information , where to learn the idea ,... (1 Reply)
Discussion started by: !_30
1 Replies
4. AIX
I am looking to buy a 7044 - either a 170 or 270.
From what I can find on web searchs the 170 is NOT upgradable to more that one CPU? Is that correct?
Can I upgrade the planer on a 170 to a 270 to support multiple CPU's?
Does anyone have any other suggestion for AIX hardware? (5 Replies)
Discussion started by: dizman67
5 Replies
5. UNIX for Dummies Questions & Answers
I would like to use my sunblade to firewall the connections to my desktop and laptop, these at the minute are on a wifi router. What is the best solution? (0 Replies)
Discussion started by: Kawakaze
0 Replies
6. AIX
I have an IBM pseries 7028-6E1 server with a six drive bay that is currently plugged into the scsi backplane of the motherboard. I am going to install a PCIX Ultra320 scsi raid adapter, and swing the drive bay over to it. I am just wondering how this is going to work. Should I power the server... (1 Reply)
Discussion started by: markper
1 Replies
7. UNIX for Advanced & Expert Users
Not sure I put this in the right forum, and if I was incorrect. I do a appligize.
Recently I have lost two external hard drives due to heat. I bought internal drives, seperate case's, and made them usb externals. They lasted a long time, but the heat killed them.
While rooting through my... (0 Replies)
Discussion started by: droolin
0 Replies
8. UNIX for Dummies Questions & Answers
A few of our machines need upgrading and we are looking into a selection of processors at present. There are suggestions on the vendor's websites that the L3 cache was specifically introduced for gamers. Is this true? Does having L1, L2 and/or L3 cache help at all in performance or are the... (0 Replies)
Discussion started by: figaro
0 Replies
9. Solaris
Hi everyone
I've just purchased a Sun T5120 server with 2 internal disks. I've configured hardware RAID (mirror) and as a result the device tree in Solaris only contains 1 hard drive.
My question is, how would I know when one of the drives become faulty?
Thanks (2 Replies)
Discussion started by: soliberus
2 Replies
10. Solaris
Hi folk,
I have this hardware faunty message, but dont know which hardware is this ? can you guide me ?
--------------- ------------------------------------ -------------- ---------
TIME EVENT-ID MSG-ID SEVERITY
---------------... (9 Replies)
Discussion started by: dehetoxic
9 Replies
LEARN ABOUT DEBIAN
openssl_ia32cap
OPENSSL_ia32cap(3SSL) OpenSSL OPENSSL_ia32cap(3SSL)
NAME
OPENSSL_ia32cap - finding the IA-32 processor capabilities
SYNOPSIS
unsigned long *OPENSSL_ia32cap_loc(void);
#define OPENSSL_ia32cap (*(OPENSSL_ia32cap_loc()))
DESCRIPTION
Value returned by OPENSSL_ia32cap_loc() is address of a variable containing IA-32 processor capabilities bit vector as it appears in EDX
register after executing CPUID instruction with EAX=1 input value (see Intel Application Note #241618). Naturally it's meaningful on
IA-32[E] platforms only. The variable is normally set up automatically upon toolkit initialization, but can be manipulated afterwards to
modify crypto library behaviour. For the moment of this writing six bits are significant, namely:
1. bit #28 denoting Hyperthreading, which is used to distiguish
cores with shared cache; 2. bit #26 denoting SSE2 support; 3. bit #25 denoting SSE support; 4. bit #23 denoting MMX support; 5. bit #20,
reserved by Intel, is used to choose between RC4 code
pathes; 6. bit #4 denoting presence of Time-Stamp Counter.
For example, clearing bit #26 at run-time disables high-performance SSE2 code present in the crypto library. You might have to do this if
target OpenSSL application is executed on SSE2 capable CPU, but under control of OS which does not support SSE2 extentions. Even though you
can manipulate the value programmatically, you most likely will find it more appropriate to set up an environment variable with the same
name prior starting target application, e.g. on Intel P4 processor 'env OPENSSL_ia32cap=0x12900010 apps/openssl', to achieve same effect
without modifying the application source code. Alternatively you can reconfigure the toolkit with no-sse2 option and recompile.
1.0.1e 2013-02-11 OPENSSL_ia32cap(3SSL)