Login or Register to Ask a Question and Join Our Community


Software Releases - RSS News

DOLPHIN SMASH 5.10.0 (Default branch)

Login to Discuss or Reply to this Discussion in Our Community

 
Thread Tools Search this Thread
Special Forums News, Links, Events and Announcements Software Releases - RSS News DOLPHIN SMASH 5.10.0 (Default branch)
# 1  
Old 01-31-2008
DOLPHIN SMASH 5.10.0 (Default branch)
ImageDolphin Smash is a mixed-signal, multi-language simulator for IC or PCB designs. It uses SPICE syntax for analog descriptions, Verilog-HDL and VHDL for digital, Verilog-A/AMS, VHDL-AMS and ABCD (a combination of SPICE and C) for analog behavioral, and C for DSP algorithms.License: Free To Use But RestrictedChanges:
Numerous enhancements including hierarchical analog power computing, computing and tracing of analog net resistive and capacitive impedance, and PSP (Penn State and Philips) and EKV3 MOSFET models.Image

More...
Login or Register to Ask a Question

Previous Thread | Next Thread
Login or Register to Ask a Question

LEARN ABOUT DEBIAN

verilog::netlist::file

Netlist::File(3pm)					User Contributed Perl Documentation					Netlist::File(3pm)

NAME

       Verilog::Netlist::File - File containing Verilog code

SYNOPSIS

	 use Verilog::Netlist;

	 my $nl = new Verilog::Netlist;
	 my $fileref = $nl->read_file (filename=>'filename');

DESCRIPTION

       Verilog::Netlist::File allows Verilog::Netlist objects to be read and written in Verilog format.

ACCESSORS

       See also Verilog::Netlist::Subclass for additional accessors and methods.

       $self->basename
	   The filename of the file with any path and . suffix stripped off.

       $self->name
	   The filename of the file.

MEMBER FUNCTIONS

       See also Verilog::Netlist::Subclass for additional accessors and methods.

       $self->read
	   Generally called as $netlist->read_file.  Pass a hash of parameters.  Reads the filename=> parameter, parsing all instantiations,
	   ports, and signals, and creating Verilog::Netlist::Module structures.

       $self->dump
	   Prints debugging information for this file.

DISTRIBUTION

       Verilog-Perl is part of the <http://www.veripool.org/> free Verilog EDA software tool suite.  The latest version is available from CPAN and
       from http://www.veripool.org/verilog-perl <http://www.veripool.org/verilog-perl>.

       Copyright 2000-2012 by Wilson Snyder.  This package is free software; you can redistribute it and/or modify it under the terms of either
       the GNU Lesser General Public License Version 3 or the Perl Artistic License Version 2.0.

AUTHORS

       Wilson Snyder <wsnyder@wsnyder.org>

SEE ALSO

       Verilog-Perl, Verilog::Netlist::Subclass Verilog::Netlist

perl v5.14.2							    2012-05-04							Netlist::File(3pm)