04-26-2005
Your "$(DAEMON_SO): OdbcSvApp.o $(SO) *.h" demands the presense of some .o file as a prerequisite. So "make" goes off and figures out how to make them. Once they exist, "make" runs the steps in this rule. Your first step is "-$(RM) *.o" (or equivalent). Then your second step barfs because there are no .o files.
create a new first rule something like:
default: cleanobj $(DAEMON_SO)
10 More Discussions You Might Find Interesting
1. Shell Programming and Scripting
What one finds challenging another finds simple...
(HPUX B.11.11)
I have a text file named something like 12345.dst that could look like this:
DOG
CAT
NONE
TEST
CAT
What I want to end up with is 12345.dst looking like this:
CAT
DOG
TEST
removing "NONE" should it be there and... (1 Reply)
Discussion started by: djp
1 Replies
2. Shell Programming and Scripting
I am hoping to find out if it is possible to use some sort of UNIX programming/scripting tools to solve a problem I have with reformatting email messages that are sent out of my IBM UNIX (AIX) system. I'm thinking some advanced awk/sed may work
I do not have the time or the ability to do this... (6 Replies)
Discussion started by: toddk
6 Replies
3. Shell Programming and Scripting
I can't seem to get a rule in my Makefile to ever run... even if I change the rule to force make to re-enter the rule, or if I change the dependent files the rule depends on. Any ideas why the second rule is being ignored here?
#MAKEFILES = $(DIRS:%=$(ROOT)/%/Makefile)
#$(MAKEFILES):... (0 Replies)
Discussion started by: foureightyeast
0 Replies
4. Programming
Hello everybody,
Currently I'm learning how to build projects (C programming) with GNU make. I have a problem with one Makefile and I would appreciate if you could kindly give me a hand. Here is the environment:
OS: Redhat linux 5
compiler: gcc (GCC) 4.1.2 20080704 (Red Hat 4.1.2-44)... (2 Replies)
Discussion started by: dariyoosh
2 Replies
5. Programming
I have been trying to split up my src directory to clear out files that are not re-compiled very often. Now I have the following setup in my trunk,
trunk/bld
trunk/src/
trunk/src/src_server
trunk/makefile.linux
In the make file, I have compile rules
SOURCELOC = src
# compile src c++... (4 Replies)
Discussion started by: LMHmedchem
4 Replies
6. Shell Programming and Scripting
How do we create a shell script that creates a makefile?
what if we want to use the #include header files too? (2 Replies)
Discussion started by: sslokhan
2 Replies
7. UNIX for Dummies Questions & Answers
Hi everybody,
I have a Makefile where a single suffix rule is defined:
.SUFFIXES: .cpp
.cpp.o:
${CXX} ${CXXFLAGS} -c -o $@ $<
And I'd like to create another where an additional flag is added to compile in SMP. Right now, I have to do it like this:
interface-smp.o:... (2 Replies)
Discussion started by: Zel2008
2 Replies
8. Programming
I am trying to create a makefile to build a program and am getting the following error:
make -f tsimplex.mk
make: *** No rule to make target `/main/tsimplex_main.cpp', needed by `tsimplex_main.o'. Stop.
OPSYS = $(shell uname -s )
TARGET = tsimplex
ROOTDIR = ../../..
GTSDIR =... (1 Reply)
Discussion started by: kristinu
1 Replies
9. Shell Programming and Scripting
Hi all,
I want to know the entry point (default rule to be executed) in a makefile once all defined variables are evaluated. I do not have all: in my makefile and I give
"make" without any parameter in command line.
thanks........ (3 Replies)
Discussion started by: useless79
3 Replies
10. Solaris
I am new to Solaris and compilation using make files.
I have a code base which is organized into different folders. At the root folder is a master make file and in the sub directories, there are make files for that particular folder.
In the make files present in subdirectories, I am seeing... (2 Replies)
Discussion started by: rajujayanthy
2 Replies
LEARN ABOUT OPENDARWIN
md
md(1) BSD General Commands Manual md(1)
NAME
md -- process raw dependency files produced by cpp -MD
SYNOPSIS
md [-d] [-f] [-m makefile] [-u makefile] [-o outputfile] [-v] [-x] [-D c|d|m|o|t|D]
DESCRIPTION
The md command basically does two things:
Process the raw dependency files produced by the cpp -MD option. There is one line in the file for every #include encountered, but there are
repeats and patterns like .../dir1/../dir2 that appear which should reduce to .../dir2. md canonicalizes and flushes repeats from the depen-
dency list. It also sorts the file names and "fills" them to a 78 character line.
md also updates the makefile directly with the dependency information, so the .d file can be thrown away (see d option). This is done to
save space. md assumes that dependency information in the makefile is sorted by .o file name and it procedes to merge in (add/or replace [as
appropriate]) the new dependency lines that it has generated. For time effeciency, md assumes that any .d files it is given that were cre-
ated before the creation date of the "makefile" were processed already. It ignores them unless the force flag [f] is given.
FLAG SUMMARY
-d delete the .d file after it is processed
-f force an update of the dependencies in the makefile even though the makefile is more recent than the .n file (This implies that md has
been run already.)
-m makefile specify the makefile to be upgraded. The defaults are makefile and then Makefile
-u makefile like -m above, but the file will be created if necessary
-o outputfile specify an output file for the dependencies other than a makefile
-v set the verbose flag
-x expunge old dependency info from makefile
-D c|d|m|o|t|D subswitch for debugging. can be followed by any of "c", "d", "m", "o", "t", "D" meaning:
c show file contents
d show new dependency crunching
m show generation of makefile
o show files being opened
t show time comparisons
D show very low level debugging
SEE ALSO
make(1)
BUGS
Old, possibly not used by anyone.
HISTORY
The md utility was written by Robert V Baron at Carnegie-Mellon University.
BSD
June 2, 2019 BSD