Sponsored Content
Full Discussion: LFH60 and dms-59
Special Forums Hardware LFH60 and dms-59 Post 303025944 by Linusolaradm1 on Thursday 15th of November 2018 01:25:35 PM
Old 11-15-2018
Quote:
Originally Posted by gull04
Hi,

The LFH60 (60 Pin) and the DMS-59 (59 Pin) are different (By 1 Pin strangely enough), I think that the 59 will fit a 59 and 60 - but the 60 will only fit a 60.

The connector at the PC has the pin at position 58 blanked out normally, to check compatibility you can search one of the sites offering pin-out information on cables.

Regards

Gull04
Thanks.
I will try this one


HP Molex Dms-60 to 2x VGA Monitor Splitter Cable 887-6674-00 | eBay


This is ok,I hope
 

We Also Found This Discussion For You

1. Cybersecurity

Telnet For DMS

dose anyone have a list of Commands for nortels dms-100 series of exchnages? (1 Reply)
Discussion started by: r00t.$h3ll
1 Replies
Netlist::Pin(3pm)					User Contributed Perl Documentation					 Netlist::Pin(3pm)

NAME
Verilog::Netlist::Pin - Pin on a Verilog Cell SYNOPSIS
use Verilog::Netlist; ... my $pin = $cell->find_pin ('pinname'); print $pin->name; DESCRIPTION
A Verilog::Netlist::Pin object is created by Verilog::Netlist::Cell for for each pin connection on a cell. A Pin connects a net in the current design to a port on the instantiated cell's module. ACCESSORS
See also Verilog::Netlist::Subclass for additional accessors and methods. $self->cell Reference to the Verilog::Netlist::Cell the pin is under. $self->comment Returns any comments following the definition. keep_comments=>1 must be passed to Verilog::Netlist::new for comments to be retained. $self->delete Delete the pin from the cell it's under. $self->module Reference to the Verilog::Netlist::Module the pin is in. $self->name The name of the pin. May have extra characters to make vectors connect, generally portname is a more readable version. There may be multiple pins with the same portname, only one pin has a given name. $self->net Reference to the Verilog::Netlist::Net the pin connects to. Only valid after a link. $self->netlist Reference to the Verilog::Netlist the pin is in. $self->netname The net name the pin connects to. $self->portname The name of the port connected to. $self->port Reference to the Verilog::Netlist::Port the pin connects to. Only valid after a link. MEMBER FUNCTIONS
See also Verilog::Netlist::Subclass for additional accessors and methods. $self->lint Checks the pin for errors. Normally called by Verilog::Netlist::lint. $self->dump Prints debugging information for this pin. DISTRIBUTION
Verilog-Perl is part of the <http://www.veripool.org/> free Verilog EDA software tool suite. The latest version is available from CPAN and from http://www.veripool.org/verilog-perl <http://www.veripool.org/verilog-perl>. Copyright 2000-2012 by Wilson Snyder. This package is free software; you can redistribute it and/or modify it under the terms of either the GNU Lesser General Public License Version 3 or the Perl Artistic License Version 2.0. AUTHORS
Wilson Snyder <wsnyder@wsnyder.org> SEE ALSO
Verilog-Perl, Verilog::Netlist::Subclass Verilog::Netlist perl v5.14.2 2012-05-04 Netlist::Pin(3pm)
All times are GMT -4. The time now is 04:44 PM.
Unix & Linux Forums Content Copyright 1993-2022. All Rights Reserved.
Privacy Policy