07-23-2013
technically the assignment statement is valid, but why you would want to re-assign already defined environment variable?
9 More Discussions You Might Find Interesting
1. UNIX for Dummies Questions & Answers
How do you or what is the setup to keep the (server) up from shutting down? It is not server yet but it might very likely become to serve few clients. But, once I get in in the morning its off. It's Sparc, Solaris 8 and I would like to keep it running over night but once it is not attended it... (2 Replies)
Discussion started by: softarch
2 Replies
2. UNIX for Dummies Questions & Answers
Just saw this OEM abbreviation during installation of Solaris 8.
I'm curious to know what the letters stand for and what OEM actually is. (3 Replies)
Discussion started by: Kanu77
3 Replies
3. UNIX for Dummies Questions & Answers
Hello Everybody,
I have a Sun Sparc 5 that used to have Solaris 8 on it. I wanted to build my skills at installing the software and then all went wrong for me. This computer is a stand alone, not networked at all. So I got my hands on Solaris 9 Sparc version, I went through the install and at... (1 Reply)
Discussion started by: oilpainter69
1 Replies
4. Shell Programming and Scripting
Hi all,
I am working on following script which is already working and i am trying to understand but could not can any body help me in follwoing script.
I understand that it deletes record from tables. using DB2 import from /dev/null. I dont know where in second portion it loads the data in to... (0 Replies)
Discussion started by: sam71
0 Replies
5. Solaris
hi all ,
we are in the process of migrating from one system to another.
i have some questions/concerns and i hope that u can help me with.
1) . we are in the process of merging to seperate system together , these applications run on 2 seperate sunfires . after the merge we will have one... (0 Replies)
Discussion started by: ppass
0 Replies
6. Programming
#include <stdio.h>
main(t,_,a)
char *a;
{return!0<t?t<3?main(-79,-13,a+main(-87,1-_,
main(-86, 0, a+1 )+a)):1,t<_?main(t+1, _, a ):3,main ( -94, -27+t, a
)&&t == 2 ?_<13 ?main ( 2, _+1, "%s %d %d\n" ):9:16:t<0?t<-72?main(_,... (4 Replies)
Discussion started by: brain_full
4 Replies
7. IP Networking
as title. and how is it different from PF_INET ?
also, any one knows sin_family , sin_port , sin_addr ..etc ? why are they called 'sin' ?
finally, htons() host to network short , htonl() host to network long , ntohs() network to host short , ntohl() network to host long. why would... (6 Replies)
Discussion started by: trapeze
6 Replies
8. Shell Programming and Scripting
Hi all,
During reading the code, i met such expressment in a KSH script. I can not figure out what does this mean and don't know how to search it in the web. Could you please check below snippet and let me know what does this mean in a shell script:
VARIABLE=1
if ; then
.... (3 Replies)
Discussion started by: sleepy_11
3 Replies
9. IP Networking
**this was posted in another forum I suspect wrong one moved here **:confused:
Hello all. Let me qualify my question by saying that I am struggling with how to ask the question I am semi green but have no issue reading up if pointed in the right direction. Please be gentle!
A RHEL server 6.2.... (4 Replies)
Discussion started by: rsheikh01
4 Replies
LEARN ABOUT DEBIAN
verilog::netlist::contassign
Netlist::ContAssign(3pm) User Contributed Perl Documentation Netlist::ContAssign(3pm)
NAME
Verilog::Netlist::ContAssign - ContAssign assignment
SYNOPSIS
use Verilog::Netlist;
...
foreach my $cont ($module->statements)
print $cont->name;
DESCRIPTION
A Verilog::Netlist::ContAssign object is created by Verilog::Netlist for every continuous assignment statement in the current module.
ACCESSORS
See also Verilog::Netlist::Subclass for additional accessors and methods.
$self->keyword
Keyword used to declare the assignment. Currently "assign" is the only supported value.
$self->lhs
Left hand side of the assignment.
$self->module
Pointer to the module the cell is in.
$self->netlist
Reference to the Verilog::Netlist the cell is under.
$self->rhs
Right hand side of the assignment.
MEMBER FUNCTIONS
See also Verilog::Netlist::Subclass for additional accessors and methods.
$self->dump
Prints debugging information for this cell.
DISTRIBUTION
Verilog-Perl is part of the <http://www.veripool.org/> free Verilog EDA software tool suite. The latest version is available from CPAN and
from http://www.veripool.org/verilog-perl <http://www.veripool.org/verilog-perl>.
Copyright 2000-2012 by Wilson Snyder. This package is free software; you can redistribute it and/or modify it under the terms of either
the GNU Lesser General Public License Version 3 or the Perl Artistic License Version 2.0.
AUTHORS
Wilson Snyder <wsnyder@wsnyder.org>
SEE ALSO
Verilog-Perl, Verilog::Netlist::Subclass Verilog::Netlist
perl v5.14.2 2012-05-04 Netlist::ContAssign(3pm)