01-08-2013
Thanks Corona for pointing that out.
Which is one example of the tricks I am trying to get familiar with, but it works.
The examples were from the LQ forum while I was self-study the Makefile skill. I believe the original author left the spaces and . (dots) in the string to show the idea of dependency in Makefile. I posted here to get expert direction about my confusion on the target of Makefile (temp.txt, in this case). By the way, I am aware this is ABC for computer science, not my subject. Thanks anyway.
10 More Discussions You Might Find Interesting
1. Programming
can anyone well explain how to create a makefile? especially those commands in the makefile?
BTW, what is CFLAG? (2 Replies)
Discussion started by: ligerdave
2 Replies
2. High Performance Computing
I am new to creating makefiles.
I have several fortran programs in a folder called as "test" and also have several subroutines in another folder (which is inside this test folder) called as libry
My makefile is in the folder "test"
I want to create a makefile which can access the files in... (2 Replies)
Discussion started by: explorer
2 Replies
3. UNIX for Advanced & Expert Users
Hi, I'm trying to run the module load command in a Makefile and i'm getting the following error:
make: module: command not found
Why is this? Is there any way to run this command in a Makefile?
NOTE: command - module load msjava/sunjdk/1.5.0 works fine outside of the Makefile (2 Replies)
Discussion started by: hernandinho
2 Replies
4. UNIX for Advanced & Expert Users
I have 2 libraries in 2 different directories that I build with Makefiles.
library B depends on library A. If I modify a .cpp file in library A and run lib B's Makefile can I have B's makefile to automatically rebuild library A?
I am now rebuilding A, followed by B... but I'd like B to... (0 Replies)
Discussion started by: wwuster
0 Replies
5. Homework & Coursework Questions
Use and complete the template provided. The entire template must be completed. If you don't, your post may be deleted!
1. The problem statement, all variables and given/known data:
Basically, the prompt is make a makefile with various sub makefiles in their respective subdirectories. All code... (1 Reply)
Discussion started by: Tatl
1 Replies
6. Homework & Coursework Questions
Use and complete the template provided. The entire template must be completed. If you don't, your post may be deleted!
1. The problem statement, all variables and given/known data:
I have been trying to make the program swap but i have been getting errors with the makefile such as
driver.o:... (1 Reply)
Discussion started by: mgyeah
1 Replies
7. UNIX for Dummies Questions & Answers
I'm really confused how to use a makefile.
Are you supposed to be make a file from emacs called MakeFile and put code in there to compile?
I am trying to create a makefile to compile two .cpp files in my current directory to produce two .o files and then link them...
What I did was make a... (1 Reply)
Discussion started by: jzhang172
1 Replies
8. Shell Programming and Scripting
Dear all,
I have a quite simple question about how to manipulate "makefile.am". I intend to:
1. "CFLAGS" and "CXXFLAGS" have no value at all. I know that these values get "-g -O2" by default. On the other hand, when I try to set them as "CFLAGS = " in "makefile.am", I get warning messages... (4 Replies)
Discussion started by: Dandan
4 Replies
9. UNIX for Dummies Questions & Answers
Hey everybody,
This may be stup*d question for you, but i am new in unix and i wonder how can i make the rules for translating and linking my .c "primjer1.c", "primjer2.c" and "primjer3.c" in makefile.
Thank you. (7 Replies)
Discussion started by: jskako
7 Replies
10. Programming
Hi All,
We have moved our OS from Sun Solaris to Linux and also some of the compilers.
Our old makefile used to be as below:
CC=cc
FLAGS=-G -KPIC -DLG_SOLARIS_OS
DEFINES=-DSunOS
SYSLIBS=-lc
.SUFFIXES : .c
.c.o : ;$(CC) -c $(FLAGS) $(DEFINES) $*.c -o $*.o
... (3 Replies)
Discussion started by: shash
3 Replies
MKDEP(1) BSD General Commands Manual MKDEP(1)
NAME
mkdep -- construct Makefile dependency list
SYNOPSIS
mkdep [-ap] [-f file] [flags] file ...
DESCRIPTION
mkdep takes a set of flags for the C compiler and a list of C source files as arguments and constructs a set of include file dependencies
which are written into the file ``.depend''. An example of its use in a Makefile might be:
CFLAGS= -O -I../include
SRCS= file1.c file2.c
depend:
mkdep ${CFLAGS} ${SRCS}
where the macro SRCS is the list of C source files and the macro CFLAGS is the list of flags for the C compiler.
The options are as follows:
-a Append to the output file, so that multiple mkdep's may be run from a single Makefile.
-f Write the include file dependencies to file, instead of the default ``.depend''.
-p Cause mkdep to produce dependencies of the form:
program: program.c
so that subsequent makes will produce program directly from its C module rather than using an intermediate .o module. This is useful
for programs whose source is contained in a single module.
SEE ALSO
cc(1), cpp(1), make(1)
FILES
.depend File containing list of dependencies.
HISTORY
The mkdep command appeared in 4.3BSD-Tahoe.
4.2 Berkeley Distribution June 6, 1993 4.2 Berkeley Distribution