how to programmatically generate makefile variable
I make to parse the release version from a text file and set the release version label into a Makefile variable. I tried:
but looks like make, unlike shell, literally just take the entire `grep ...` as the variable value.
Then I tried to put the shell command in:
release: forced
but it seems that the "export" command does not set the $VERSION value.
How can I programmatically parse and set a makefile variable?
Thanks in advance,
Benk
Last edited by Franklin52; 07-04-2011 at 03:21 AM..
Reason: Please use code tags for code and data samples, thank you
I need to find out where a usb flash memory drive is mounted. I have used prtconf and iostat to find the information and then used popen to parse the information to find what i need. I am wondering if there are some generic functions such as ddi_ or usb_ that i can use to find such info. I would... (1 Reply)
Hello
I have compilation directory structure the top level Makefile is the one that contains all the sub directories
I want to set in this Makefile env variable say : setenv OPTIMIZATION_LEVEL "1"
and when all the sub directories done compiling it will set this variable to different lavel... (0 Replies)
Hi,
I want to append some compiler flags to CFLAGS_LOCAl variable defined in one makefile.
I am trying to append required flags in another makefile like this:
CFALGS_LOCAL = $(CFLAGS_LOCAL) +check=all
but when I make, I get the error:
../../../../rules/target.rules:4: *** Recursive... (2 Replies)
Hi, I'm trying to run the module load command in a Makefile and i'm getting the following error:
make: module: command not found
Why is this? Is there any way to run this command in a Makefile?
NOTE: command - module load msjava/sunjdk/1.5.0 works fine outside of the Makefile (2 Replies)
Greetings!
Basically, I would like to properly handle this with gnu make:
alltools: my_tool mysecond_tool mythird_tool etc_tool
%_tool: dir1/%_tool.vf dir2/%_tool/subdir2/%_tool.ver
<tab>@echo done
%.vf:
<tab>RUN_VF $*
%.ver:
<tab>RUN_VER $*
So, if I were to do something like:... (0 Replies)
Hi,
I have a small piece of Makefile script which throw's error on Sun Sparc machine, but works fine with Sun Optron, Linux, AIX machines.
FOO=Naveen
test1:FOO=Dhilip
test1:
@echo FOO is ${FOO}
test2:
@echo Me is ${FOO}
Output on Sun Sparc -
ukhml-v890new-~/test: make test1... (5 Replies)
Use and complete the template provided. The entire template must be completed. If you don't, your post may be deleted!
1. The problem statement, all variables and given/known data:
Basically, the prompt is make a makefile with various sub makefiles in their respective subdirectories. All code... (1 Reply)
Hello guys,
I could use advise from more experienced guys about my Makefile. In short, the problem with my Makefile is that $< doesnt change
inside my rule.
Here is my Makefile:
# Makefile for CORE
CC = gcc.exe
AS = as.exe
AR = ar.exe
INCLUDE = \
-I../lib/tomcrypt/inc \... (1 Reply)
Hi everybody,
I have a Makefile where I need to use an environment variable that I set, MYBUILDPATH. The variable can be different depending on the computer, but it always ends with /myBuildRoot/data_tables. Sometimes the data_tables directory will have a slash after it, sometimes not, depending... (2 Replies)
Hi,
I am using screen utility for protecting from ssh disconnects.
My process flow i ssomething like :
a) I start screen from my desktop terminl.
b)In the screen session, i ssh to one host and execute a command
c)Once the above command is completed,i would like to exit via ctr-a or... (4 Replies)
Discussion started by: pandeesh
4 Replies
LEARN ABOUT OSX
md
md(1) BSD General Commands Manual md(1)NAME
md -- process raw dependency files produced by cpp -MD
SYNOPSIS
md [-d] [-f] [-m makefile] [-u makefile] [-o outputfile] [-v] [-x] [-D c|d|m|o|t|D]
DESCRIPTION
The md command basically does two things:
Process the raw dependency files produced by the cpp -MD option. There is one line in the file for every #include encountered, but there are
repeats and patterns like .../dir1/../dir2 that appear which should reduce to .../dir2. md canonicalizes and flushes repeats from the depen-
dency list. It also sorts the file names and "fills" them to a 78 character line.
md also updates the makefile directly with the dependency information, so the .d file can be thrown away (see d option). This is done to
save space. md assumes that dependency information in the makefile is sorted by .o file name and it procedes to merge in (add/or replace [as
appropriate]) the new dependency lines that it has generated. For time efficiency, md assumes that any .d files it is given that were cre-
ated before the creation date of the "makefile" were processed already. It ignores them unless the force flag [f] is given.
FLAG SUMMARY -D c|D|d|m|o|t
Specify debugging option(s):
c show file contents
D show very low level debugging
d show new dependency crunching
m show generation of makefile
o show files being opened
t show time comparisons
-d Delete the .d file after it is processed
-f Force an update of the dependencies in the makefile, even if the makefile is more recent than the .n file. (This implies that md has
been run already.)
-m makefile
Specify the makefile to be upgraded. The defaults are makefile and then Makefile.
-o outputfile
Specify an output file (other than a makefile) for the dependencies.
-u makefile
Like -m, but the file will be created if necessary.
-v Set the verbose flag.
-x Expunge old dependency information from the makefile.
SEE ALSO make(1)BUGS
Old, possibly not used by anyone.
HISTORY
The md utility was written by Robert V. Baron at Carnegie-Mellon University.
BSD June 2, 2019 BSD