11-19-2008
Makefiles are a programming language in their own right, and PACKDEFS is just a variable. Without seeing the makefile entire, we really can't guess what it's doing with PACKDEFS.
10 More Discussions You Might Find Interesting
1. UNIX for Advanced & Expert Users
Hi,
I have a makefile which looks like this
ProcessA :
commands
touch pro1
ProcessB : pro1
commands
touch pro2
ProcessC: pro3
commands
and after some runs, i wish only pro3 to run and I check that "pro1" and "pro2" are there in the directory, but still, if i give make... (3 Replies)
Discussion started by: sskb
3 Replies
2. Programming
My make file is
CFLAGS = -Wall -g
LDFLAGS = -lm
CC = g++
all: server client
rc4.o: rc4.cpp rc4.h
${CC} ${CFLAGS} -c rc4.cpp
server.o: server.cpp rc4.h
${CC} ${CFLAGS} -c .cpp
client.o: client.cpp rc4.h
${CC} ${CFLAGS} -c client.cpp
server: server.o... (2 Replies)
Discussion started by: neerajgoyal12
2 Replies
3. Programming
Hi all,
I have 4 '.cpp' files and 1 header files:
Tools.cpp
Code1.cpp
Code2.cpp
Code3.cpp
and Tools.hh
Now all Code1.cpp, Code2.cpp, Code3.cpp
use functions stored in Tools.cpp.
Currently, what I do to compile all of them is using
this simple shell script: (1 Reply)
Discussion started by: monkfan
1 Replies
4. UNIX for Advanced & Expert Users
Hi, I'm trying to run the module load command in a Makefile and i'm getting the following error:
make: module: command not found
Why is this? Is there any way to run this command in a Makefile?
NOTE: command - module load msjava/sunjdk/1.5.0 works fine outside of the Makefile (2 Replies)
Discussion started by: hernandinho
2 Replies
5. Programming
I need to create an executable with these two makefiles(they both have libaries i
need(qt and ruby))
i have extconf.rb
gui.ui
gui_include.h
main.cpp
ScaleIM_client.rb
ui_gui.h
i want to combine them all into one executable
please!... (2 Replies)
Discussion started by: gjgfuj
2 Replies
6. Programming
Hi,
Here is my makefile http://pastie.org/1104332. I am trying to compile different .c files and .s files (assembly files) from different sub directories into E:/em35x/build/mfg-sample-app-cortexm3-iar-em357-em3xx-dev0680/ then the linker should link all the .o files from the build directory... (1 Reply)
Discussion started by: blade2008
1 Replies
7. Programming
Im trying to build a makefile for the first time in many years and Im coming to a screaching halt on something that should be child's play; just compiling two files. Here is an excerpt of the make file.
(using GMAKE on a TI compiler)
CCHP = <<compiler>>
PROJ_DIR = .
APP_DIR ... (2 Replies)
Discussion started by: DrNismo
2 Replies
8. Emergency UNIX and Linux Support
I had created a Makefile for my project. my project file hierarchy is like this:
1. a source folder with main.c and Makefile in it
2. and a top level Makefile
here is the Makefile in src folder
all: program
program: main.c
gcc -o program main.c
clean:
rm programand here is top... (3 Replies)
Discussion started by: majid.merkava
3 Replies
9. Programming
hello, I'm trying to create a makefile to run multiple c files. I am able to run one c file only with the code I have when I tried to run 2 or more c files I'm not able. here is my code
# $Source: /home/hectormasencio/make/Makefile,v $
# $Date: 2012/11/27 11:35:30 $
CC= gcc
OBJS= temp.o... (3 Replies)
Discussion started by: Hector M.
3 Replies
10. Programming
I have written this makefile and am getting an error saying
make nfd
gfortran -O -Wall -fbacktrace -fno-align-commons -c -o fd.o fd.f
fd.f:49: Error: Can't open included file 'fd.par'
make: *** Error 1
The directory structure is as follows
.
├── library
│ ├── fd
│ │ ├──... (3 Replies)
Discussion started by: kristinu
3 Replies
MAKE(1) General Commands Manual MAKE(1)
NAME
make - a program for maintaining large programs
SYNOPSIS
make [-f file] [-iknpqrst] [option] ... [target]
OPTIONS
-f Use file as the makefile
-i Ignore status returned by commands
-k On error, skip to next command
-n Report, but do not execute
-p Print macros and targets
-q Question up-to-dateness of target
-r Rule inhibit; do not use default rules
-s Silent mode
-t Touch files instead of making them
EXAMPLES
make kernel # Make kernel up to date
make -n -f mfile # Tell what needs to be done
DESCRIPTION
Make is a program that is normally used for developing large programs consisting of multiple files. It keeps track of which object files
depend on which source and header files. When called, it does the minimum amount of recompilation to bring the target file up to date.
The file dependencies are expected in makefile or Makefile , unless another file is specified with -f. Make has some default rules built
in, for example, it knows how to make .s files from .c files. Here is a sample makefile .
d=/user/ast # d is a macro
program: head.s tail.s# program depends on these
cc -o program head.s tail.s# tells how to make program
echo Program done. # announce completion
head.s: $d/def.h head.c # head.s depends on these
tail.s: $d/var.h tail.c # tail.s depends on these
A complete description of make would require too much space here. Many books on UNIX discuss make . Study the numerous Makefiles in the
MINIX source tree for examples.
SEE ALSO
cc(1).
MAKE(1)