01-19-2008
I currently have a 43p, but it will not support 64-bit. My main reason for the purchase is running 64-bit and TSM 5.5 on my home network. At work we run multiple lpars, mpars, & vpars. So I want to stay up to date with AIX since I support the SAN & TSM infrastructure.
9 More Discussions You Might Find Interesting
1. UNIX for Dummies Questions & Answers
Does anyone know how to install a second Ethernet adapter on a Sun Sparc 10? (2 Replies)
Discussion started by: jskillet
2 Replies
2. HP-UX
I've been asked by my copmpany to scour the web for a computer on which we can run HP-UX 11.i --- Is there a certain architecture type that I need or will any Compaq HP computer be fine for running HP-UX 11.i ??
Thanks!! (3 Replies)
Discussion started by: jalburger
3 Replies
3. UNIX for Dummies Questions & Answers
I would like to use my sunblade to firewall the connections to my desktop and laptop, these at the minute are on a wifi router. What is the best solution? (0 Replies)
Discussion started by: Kawakaze
0 Replies
4. UNIX for Dummies Questions & Answers
Folks;
Is there a command to know if my hardware can run 64-bit or 32-bit?
I'm trying to re-install SUSE 64-bit on one of our server but i'm not sure if this server hardware designed for 32-bit only or for both
Any help? (14 Replies)
Discussion started by: Katkota
14 Replies
5. AIX
I have an IBM pseries 7028-6E1 server with a six drive bay that is currently plugged into the scsi backplane of the motherboard. I am going to install a PCIX Ultra320 scsi raid adapter, and swing the drive bay over to it. I am just wondering how this is going to work. Should I power the server... (1 Reply)
Discussion started by: markper
1 Replies
6. UNIX for Dummies Questions & Answers
A few of our machines need upgrading and we are looking into a selection of processors at present. There are suggestions on the vendor's websites that the L3 cache was specifically introduced for gamers. Is this true? Does having L1, L2 and/or L3 cache help at all in performance or are the... (0 Replies)
Discussion started by: figaro
0 Replies
7. Solaris
Hi guru
I want to know which company's hardware is more stable means in term of H/W faults or replacement, in case of IBM (AIX), HP (HPUX) & SUN MICROSYSTEM (Solaris) & which order also, if we go through more stable to less stable system.
Regards (1 Reply)
Discussion started by: girish.batra
1 Replies
8. AIX
Hello all. I'm new to AIX and IBM hardware and I have a question around the configuration of the service processor on the power series. I need to know:
1) How do I get into the service processor from the serial console when AIX is up and running. I come from the Sun world and I tried all I know.... (1 Reply)
Discussion started by: glenc2004
1 Replies
9. High Performance Computing
Hey Folks,
Doing simple floating point or integer arithmetic is limited since if another execution core is not busy, the system will (presumably?) assign CPU resources to where they are needed so I could be getting the performance of 2 or more cores theoretically?
Any good reliable way to... (2 Replies)
Discussion started by: Devyn
2 Replies
LEARN ABOUT NETBSD
openssl_ia32cap
OPENSSL_ia32cap(3) OpenSSL OPENSSL_ia32cap(3)
NAME
OPENSSL_ia32cap - finding the IA-32 processor capabilities
LIBRARY
libcrypto, -lcrypto
SYNOPSIS
unsigned long *OPENSSL_ia32cap_loc(void);
#define OPENSSL_ia32cap (*(OPENSSL_ia32cap_loc()))
DESCRIPTION
Value returned by OPENSSL_ia32cap_loc() is address of a variable containing IA-32 processor capabilities bit vector as it appears in EDX
register after executing CPUID instruction with EAX=1 input value (see Intel Application Note #241618). Naturally it's meaningful on
IA-32[E] platforms only. The variable is normally set up automatically upon toolkit initialization, but can be manipulated afterwards to
modify crypto library behaviour. For the moment of this writing six bits are significant, namely:
1. bit #28 denoting Hyperthreading, which is used to distiguish
cores with shared cache; 2. bit #26 denoting SSE2 support; 3. bit #25 denoting SSE support; 4. bit #23 denoting MMX support; 5. bit #20,
reserved by Intel, is used to choose between RC4 code
pathes; 6. bit #4 denoting presence of Time-Stamp Counter.
For example, clearing bit #26 at run-time disables high-performance SSE2 code present in the crypto library. You might have to do this if
target OpenSSL application is executed on SSE2 capable CPU, but under control of OS which does not support SSE2 extentions. Even though you
can manipulate the value programmatically, you most likely will find it more appropriate to set up an environment variable with the same
name prior starting target application, e.g. on Intel P4 processor 'env OPENSSL_ia32cap=0x12900010 apps/openssl', to achieve same effect
without modifying the application source code. Alternatively you can reconfigure the toolkit with no-sse2 option and recompile.
1.0.1i 2011-06-05 OPENSSL_ia32cap(3)