08-08-2002
If the motherboards have Intel processors and your version of Solaris is a version that runs on Intel processors you will be OK. It's that simple.
10 More Discussions You Might Find Interesting
1. UNIX for Dummies Questions & Answers
subject is self explanitory...
can i install Unix on a system w/ and AMD processor (1 Reply)
Discussion started by: goliath3021
1 Replies
2. UNIX for Dummies Questions & Answers
Well i have downloaded some Linux stuff and isos but before i install i really like to know what is the diffirence and i like to install apache webserver , can it be done on Linux ?
I am a real Dummy but after some practice i will be a PRO :-)
Thanks for all the replies .. (1 Reply)
Discussion started by: zodiac
1 Replies
3. UNIX Desktop Questions & Answers
ehe may i know what are the difference between Unix & Linux, and what are the advantages of having Unix as well as disadvantages of having Unix or if u dun mind i am dumb do pls tell me what are the advantages as well as the disadvantages of having linux as well. thanks (1 Reply)
Discussion started by: cybertechmkteo
1 Replies
4. UNIX for Dummies Questions & Answers
I'm new to Unix. I'm just looking for really good unix documents through Internet as pdf format on programming in all shells, and system adminstrator documents, and well as just all around really good documents on unix.
Thank you (5 Replies)
Discussion started by: faaarin
5 Replies
5. UNIX for Advanced & Expert Users
:confused: Hi All
Can anyone help me in finding the answer of the question mentioned below.
What is the difference between Unix & linux ?
Thanks in Advance to all
CSaha (1 Reply)
Discussion started by: csaha
1 Replies
6. Solaris
Pl. let me know whether Sun Solaris Server (Unix OS) is compatible with Windows Server or Vise Versa. Can i update the data first in Windows Server and then copied it to Sun Solaris Server or Vise Versa. (1 Reply)
Discussion started by: seemaitri
1 Replies
7. UNIX for Dummies Questions & Answers
Hi, I am a newbie to Unix/Linux and I have always been fascinated by them.
I just need information on how I can install a Unix/Linux operating system on an Acer Laptop that previously had a Windows XP OS installed.
Any hints or suggestions would be appreciated. (1 Reply)
Discussion started by: Pitsmero
1 Replies
8. Shell Programming and Scripting
Hi,
I am migrating few of the shell scripts from existing SUN Solaries to AIX.
My script contains some command like 'dos2unix' and 'unix2dos' which are not compatible in AIX flavour. Please let me know if there is any such commands in AIX which can replace these commands.
Thanks. (1 Reply)
Discussion started by: 46019
1 Replies
9. Shell Programming and Scripting
Firstly, I would like to apologize if this is not the appropriate sub-forum to post about GNU/BSD makefile scripting. Though my code is in C++, because I am focusing on the makefile I thought it would go better in shell scripting. Please correct me if I am wrong.
Secondly, I am not interested in... (0 Replies)
Discussion started by: AntumDeluge
0 Replies
10. Shell Programming and Scripting
Hi all.
I'm in the process of migrating existing script on UNIX server to the LINUX platform.
One of the script that have issues is this one:
cd /home/edwh_test/S13018/EDWH-DMT03/stgdata/RPT/
# GIANT #
rm -f INPUT_GIANT.csv
filename=INPUT_GIANT_*csv
GIANT_MONYYYY=$(echo $filename | awk... (9 Replies)
Discussion started by: aimy
9 Replies
LEARN ABOUT CENTOS
libpfm_intel_wsm
LIBPFM(3) Linux Programmer's Manual LIBPFM(3)
NAME
libpfm_intel_wsm - support for Intel Westmere core PMU
SYNOPSIS
#include <perfmon/pfmlib.h>
PMU name: wsm
PMU desc: Intel Westmere
PMU name: wsm_dp
PMU desc: Intel Westmere DP
DESCRIPTION
The library supports the Intel Westmere core PMU. It should be noted that this PMU model only covers the each core's PMU and not the socket
level PMU. It is provided separately. Support is provided for the Intel Core i7 and Core i5 processors (models 37, 44).
MODIFIERS
The following modifiers are supported on Intel Westmere processors:
u Measure at user level which includes privilege levels 1, 2, 3. This corresponds to PFM_PLM3. This is a boolean modifier.
k Measure at kernel level which includes privilege level 0. This corresponds to PFM_PLM0. This is a boolean modifier.
i Invert the meaning of the event. The counter will now count cycles in which the event is not occurring. This is a boolean modifier
e Enable edge detection, i.e., count only when there is a state transition from no occurrence of the event to at least one occurrence.
This modifier must be combined with a counter mask modifier (m) with a value greater or equal to one. This is a boolean modifier.
c Set the counter mask value. The mask acts as a threshold. The counter will count the number of cycles in which the number of occur-
rences of the event is greater or equal to the threshold. This is an integer modifier with values in the range [0:255].
t Measure on both threads at the same time assuming hyper-threading is enabled. This is a boolean modifier.
ldlat Pass a latency threshold to the MEM_INST_RETIRED:LATENCY_ABOVE_THRESHOLD event. This is an integer attribute that must be in the
range [3:65535]. It is required for this event. Note that the event must be used with precise sampling (PEBS).
OFFCORE_RESPONSE events
The library is able to encode the OFFCORE_RESPONSE_0 and OFFCORE_RESPONSE_1 events. Those are special events because they, each, need a
second MSR (0x1a6 and 0x1a7 respectively) to be programmed for the event to count properly. Thus two values are necessary for each event.
The first value can be programmed on any of the generic counters. The second value goes into the dedicated MSR (0x1a6 or 0x1a7).
The OFFCORE_RESPONSE events are exposed as normal events with several umasks which are divided in two groups: request and response. The
user must provide at least one umask from each group. For instance, OFFCORE_RESPONSE_0:ANY_DATA:LOCAL_DRAM.
When using pfm_get_event_encoding(), two 64-bit values are returned. The first value corresponds to what needs to be programmed into any of
the generic counters. The second value must be programmed into the corresponding dedicated MSR (0x1a6 or 0x1a7).
When using an OS-specific encoding routine, the way the event is encoded is OS specific. Refer to the corresponding man page for more
information.
AUTHORS
Stephane Eranian <eranian@gmail.com>
September, 2009 LIBPFM(3)