Sponsored Content
Full Discussion: SEA configuration
Operating Systems AIX SEA configuration Post 302782213 by MichaelFelt on Monday 18th of March 2013 11:47:52 AM
Old 03-18-2013
I was waiting for other comments - it has been a while since I have been taught a class using HEA - the HMC code might be improved - but a few years back one of the common things that went wrong was that after a HEA port was configured into promiscuous mode people still tried to use it in multiple partitions and got mixed results.

So, in the HMC you need to open the HEA tab and verify the port is only assigned to a single partition (in this case the VIOS).

I do not have an HMC or a POWER6 system, so I cannot provide commands to check/set HEA at system level and lhea at profile level.
 

6 More Discussions You Might Find Interesting

1. SuSE

sea application in SUSE

We are using sea application in SUSE linux 10, we are getting the below problem while launching the SEA Sea is stopped with the message ' sh: /home/pub/bin/awk: cannot execute binary file' in the log window. Anybody can help me in this issue Thanks in Advance (1 Reply)
Discussion started by: durgaprasadr13
1 Replies

2. AIX

VIOS SEA Creation

Hi Guys, I'm getting the below error while trying to create a SEA adapter in VIOS $ mkvdev -sea ent0 -vadapter ent2 -default ent2 -defaultid 1 ... (4 Replies)
Discussion started by: kkeng808
4 Replies

3. AIX

SEA

Hi all, I set up the following configuration on my system: - An LPar with a virtual adapter, first one with a vlan id=703 and id port=13. - The first adapter have to connect to a VIOS in which i configured an SEA. So, the VA is set up on interface ent2, SEA on ent29 (by linking a... (0 Replies)
Discussion started by: idro
0 Replies

4. AIX

VIO SEA Adapters

hi guys BTW pretty new to VIO I inherited 2 I BM Power Server - blades PS701 - One is already configured using en8 # lsdev -Cc adapter | grep ent ent0 Available Logical Host Ethernet Port (lp-hea) ent1 Available Logical Host Ethernet Port (lp-hea) ent2 Available 04-20... (8 Replies)
Discussion started by: karlochacon
8 Replies

5. AIX

SEA to standby

hello, what will happen if i try to move sea of my 1 vio server to standby( using chdev command), when sea of other vio server is already in standby mode? (1 Reply)
Discussion started by: amvineeth
1 Replies

6. AIX

PowerVM SEA etherchannel performance ?

Hello, POWER7 machine. 4 x 1Gbit port ethernet adapter is dedicated to vios. 8023ad etherchannel is created using those 4 ports. Etherchannel adapter is shared to lpars using SEA. If I test network performance directly from vios partition (using iperf) I'm geting nice 4Gbit throughput. But if... (3 Replies)
Discussion started by: vilius
3 Replies
IEEE1284_OPEN(3)						     Functions							  IEEE1284_OPEN(3)

NAME
ieee1284_open - open a port SYNOPSIS
#include <ieee1284.h> int ieee1284_open(struct parport *port, int flags, int *capabilities); DESCRIPTION
In order to begin using a port it must be opened. Any initial set-up of the port is done at this stage. When an open port is no longer needed it should be closed with ieee1284_close(3). The possible flags are: F1284_EXCL This device cannot share the port with any other device. If this is the case it must be declared at this stage, so that other drivers trying to access the port know not to bother; otherwise they will wait until this driver releases the port, i.e. never. The iopl/dev-port access methods don't support this yet, but the ppdev ones do. If capabilities is not NULL it must point to storage for an int, which will be treated as a set of flags, one per bit, which the library sets or clears as appropriate. If a capability is present it will be used when asked for. They are: CAP1284_RAW Pin-level access is available. If this capability is present then the following functions are effective: ieee1284_write_data, ieee1284_read_status, ieee1284_wait_status, ieee1284_write_control, ieee1284_read_control, ieee1284_frob_control. CAP1284_NIBBLE There is an implementation of nibble mode for this port. CAP1284_BYTE There is an implementation of byte mode for this port. CAP1284_COMPAT There is an implementation of compatibility mode for this port. CAP1284_ECP There is a hardware implementation of ECP mode for this port. CAP1284_ECPRLE There is an RLE-aware implementation of ECP mode for this port (the F1284_RLE flag is recognised by the ECP transfer functions). CAP1284_ECPSWE There is a software implementation of ECP mode for this port. CAP1284_BECP There is an implementation of bounded ECP mode for this port. CAP1284_EPP There is a hardware implementation of EPP mode for this port. CAP1284_EPPSWE There is a software implementation of EPP mode for this port. CAP1284_IRQ An interrupt line is configured for this port and interrupt notifications can be received using ieee1284_get_irq_fd(3). CAP1284_DMA A DMA channel is configured for this port. RETURN VALUE
E1284_OK The port is now opened. E1284_INIT There was a problem during port initialization. This could be because another driver has opened the port exclusively, or some other reason. E1284_NOMEM There is not enough memory. E1284_NOTAVAIL One or more of the supplied flags is not supported by this type of port. E1284_INVALIDPORT The port parameter is invalid (for instance, the port may already be open). E1284_SYS There was a problem at the operating system level. The global variable errno has been set appropriately. SEE ALSO
ieee1284_close(3) AUTHOR
Tim Waugh <twaugh@redhat.com> Author. COPYRIGHT
Copyright (C) 2001-2003 Tim Waugh [FIXME: source] 06/17/2014 IEEE1284_OPEN(3)
All times are GMT -4. The time now is 05:17 PM.
Unix & Linux Forums Content Copyright 1993-2022. All Rights Reserved.
Privacy Policy