pci_set_cacheline_size(9) suse man page | unix.com

Man Page: pci_set_cacheline_size

Operating Environment: suse

Section: 9

PCI_SET_CACHELINE_SI(9) 					Hardware Interfaces					   PCI_SET_CACHELINE_SI(9)

NAME
pci_set_cacheline_size - ensure the CACHE_LINE_SIZE register is programmed
SYNOPSIS
int pci_set_cacheline_size(struct pci_dev * dev);
ARGUMENTS
dev the PCI device for which MWI is to be enabled
DESCRIPTION
Helper function for pci_set_mwi. Originally copied from drivers/net/acenic.c. Copyright 1998-2001 by Jes Sorensen, <jestrained-monkey.org>.
RETURNS
An appropriate -ERRNO error value on error, or zero for success.
COPYRIGHT
Kernel Hackers Manual 2.6. July 2010 PCI_SET_CACHELINE_SI(9)
Related Man Pages
pci_create_slot(9) - suse
device_create(9) - centos
struct_device_driver(9) - centos
device_create(9) - suse
device_create_vargs(9) - suse
Similar Topics in the Unix Linux Community
Change directory error
Migrating to UNIX
Cut command on RHEL 6.8 compatibility issues
The Future of the PM (Private Message) System at UNIX.com
32 bit process addressing more than 4GB