Visit Our UNIX and Linux User Community

Linux and UNIX Man Pages

Test Your Knowledge in Computers #831
Difficulty: Easy
Asynchronous JavaScript and JSON (or AJAJ) refers to the same dynamic web page methodology as AJAX, but instead of JSON, XML is the data format.
True or False?
Linux & Unix Commands - Search Man Pages

genlib_losig(3) [bsd man page]

GENLIB_LOSIG.3(October 1, 1997) 										   GENLIB_LOSIG.3(October 1, 1997)

NAME
GENLIB_LOSIG - declare an internal logical signal, or a vector of internal logical signals SYNOPSYS
#include <genlib.h> void GENLIB_LOSIG(name) char *name; ORIGIN
This software belongs to the ALLIANCE CAD SYSTEM developed by the ASIM team at LIP6 laboratory of Universite Pierre et Marie CURIE, in Paris, France. Web : http://asim.lip6.fr/recherche/alliance/ E-mail : alliance-users@asim.lip6.fr PARAMETERS
name Name of a signal to be declared DESCRIPTION
LOSIG creates the internal signal, or the set of internal signals coresponding to a vector description, represented by name. See BUS(3) and ELM(3) for more details on vectors. The need for declaring signal is mostly felt when one wants to create a consistent vector declaration, for file formats that do not allow partial or multiple declarations, like vhdl. This way, a user can create a vector and access its member the way he wants, but still having an internal consistent form. Warning If a signal is declared with LOSIG, but not used, the resulting file will have an internal node floating. This is not an error from a genlib point of view, so the user must be aware of it. EXAMPLE
#include <genlib.h> main() { /* Create a figure to work on */ GENLIB_DEF_LOFIG("cell"); /* Define interface * GENLIB_LOCON(... /* declare buses */ GENLIB_LOSIG("grum[23:0]"); GENLIB_LOSIG("iconection[0:7]"); /* Place an instance */ GENLIB_LOINS("no2_y" ,"no3" ,"grum[12]" ,"a9_s" ,"new_no3_s" ,"vdd" ,"vss" ,0); GENLIB_LOINS("no2_y" ,"no4" ,"a12_s" ,"grum[6]" ,"no4_s" ,"vdd" ,"vss" ,0); GENLIB_LOINS("a2_y" ,"a22" ,"no3_s" ,"grum[15]" ,"a22_s" ,"vdd" ,"vss" ,0); /* Save all that on disk */ GENLIB_SAVE_LOFIG(); } SEE ALSO
genlib(1), GENLIB_LOINS(3), GENLIB_LOCON(3), GENLIB_BUS(3), GENLIB_ELM(3). BUG REPORT
This tool is under development at the ASIM department of the LIP6 laboratory. We need your feedback to improve documentation and tools. PROCEDURAL GENERATION LANGUAGE
ASIM/LIP6 GENLIB_LOSIG.3(October 1, 1997)

Check Out this Related Man Page

GENLIB_LOSIG.3(October 1, 1997) 										   GENLIB_LOSIG.3(October 1, 1997)

NAME
GENLIB_LOSIG - declare an internal logical signal, or a vector of internal logical signals SYNOPSYS
#include <genlib.h> void GENLIB_LOSIG(name) char *name; ORIGIN
This software belongs to the ALLIANCE CAD SYSTEM developed by the ASIM team at LIP6 laboratory of Universite Pierre et Marie CURIE, in Paris, France. Web : http://asim.lip6.fr/recherche/alliance/ E-mail : alliance-users@asim.lip6.fr PARAMETERS
name Name of a signal to be declared DESCRIPTION
LOSIG creates the internal signal, or the set of internal signals coresponding to a vector description, represented by name. See BUS(3) and ELM(3) for more details on vectors. The need for declaring signal is mostly felt when one wants to create a consistent vector declaration, for file formats that do not allow partial or multiple declarations, like vhdl. This way, a user can create a vector and access its member the way he wants, but still having an internal consistent form. Warning If a signal is declared with LOSIG, but not used, the resulting file will have an internal node floating. This is not an error from a genlib point of view, so the user must be aware of it. EXAMPLE
#include <genlib.h> main() { /* Create a figure to work on */ GENLIB_DEF_LOFIG("cell"); /* Define interface * GENLIB_LOCON(... /* declare buses */ GENLIB_LOSIG("grum[23:0]"); GENLIB_LOSIG("iconection[0:7]"); /* Place an instance */ GENLIB_LOINS("no2_y" ,"no3" ,"grum[12]" ,"a9_s" ,"new_no3_s" ,"vdd" ,"vss" ,0); GENLIB_LOINS("no2_y" ,"no4" ,"a12_s" ,"grum[6]" ,"no4_s" ,"vdd" ,"vss" ,0); GENLIB_LOINS("a2_y" ,"a22" ,"no3_s" ,"grum[15]" ,"a22_s" ,"vdd" ,"vss" ,0); /* Save all that on disk */ GENLIB_SAVE_LOFIG(); } SEE ALSO
genlib(1), GENLIB_LOINS(3), GENLIB_LOCON(3), GENLIB_BUS(3), GENLIB_ELM(3). BUG REPORT
This tool is under development at the ASIM department of the LIP6 laboratory. We need your feedback to improve documentation and tools. PROCEDURAL GENERATION LANGUAGE
ASIM/LIP6 GENLIB_LOSIG.3(October 1, 1997)

Featured Tech Videos